Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M Broadcast/Codec JPEG Decoder and Encoder IP

JPEG Decoder and Encoder IP

Description and Features

JPEG codec is designed to provide high performance solution for jpeg decoder and encoder. JPEG codec is fully compliant with the baseline and extended sequential DCT mode of ISO/IEC 10918-1 JPEG standard. It also part compliant with ISO/IEC 18477 for supporting 10/12bit sample size.

JPEG codec is in-built Variable Length Decode/Encode (VLD/VLC), Inverse Scan/Scan (IS/S), Inverse Quantization/ Quantization (IQ/Q), Inverse Discrete Cosine Transform/ Discrete Cosine Transform (IDCT/DCT), Scaling down hardware engine. JPEG Engine architecture with based on MCU layer.

On the fly pre and post image processing can support scaling , rotation and color space conversion. 32bit APB/128bit AXI standard interface make the integration is more convenient and efficient.


JPEG Codec:

Jpeg: ISO/IEC 10918-1
YCbCr 4:4:4,
YCbCr 4:2:2
YCbCr 4:2:2T
YCbCr 4:2:0
YCbCr 4:1:1
YCbCr 4:0:0
Argb8888 (raster scan only )
Maximum size: 64kx64k
Image Resize
Y scale 1X, 1/2 X , 1/4 X, 1/8 X , in horizontal and Vertical independently
CbCr scale 2X, 1 X , 1/2 X, 1/4 X, 1/8 X, in horizontal and Vertical independently.
Image Rotation
Color space Conversion
YCbCr to RGB
1920X1080@38fps (200MHz, U40 HLP)
Quick IDCT/DCT mode
Command queue mode

XT JPEG Codec:

Jpeg: ISO/IEC 18477
Sample size 10/12bit
HDR tone mapping/invert tone mapping