Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M PCI Express PCIe 3.0 Serdes PHY IP in 28SF

PCIe 3.0 Serdes PHY IP in 28SF

Description and Features

This Peripheral Component Interconnect Express (PCIe) x4 PHY is compliant with PCIe 3.0 Base Specification with support of PIPE 4.3 interface spec. Lower power consumption is achieved due to support of additional PLL control, reference clock control, and embedded power gating control. Also, since low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption.
T2M provides the best-in-class, highly configurable PCIe 3.0 PHY that complies with ECN 1.0a and PCie 3.0 specifications and is aimed at both client and corporate applications. The eight-lane arrangement of the PHY IP allows for maximum throughput while supporting a wide range of applications. It can be tailored by the client for lower data rates (Gen2) or fewer lanes. Additionally, it offers L1 substates L1.1 and L1.2, allowing for easy integration in applications with strict power requirements while maintaining minimal silicon area.


  • Silicon Proven in SMIC 28SF with 0.8V and 1.8V power supply.
  • Compatible with PCIe base Specification
  • Support 32-bit/16-bit parallel interface
  • Support for PCIe3(8.0Gbps)
  • Backward compatible with 2.5Gbps and 5Gbps for
  • Full compatible with PIPE4.2 interface specification
  • Support 100MHz differential reference clock input/output (with SSC optionally)
  • ESD: HBM/MM/CDM/Latch Up 2000V/200V/500V/100mA
  • Support Spread-Spectrum clock (SSC) generation and receiving from -5000ppm to 0ppm
  • Support programmable transmit amplitude and Deemphasis, Pre-shoot
  • Support Beacon signal generation and detection
  • Production test support is optimized through high coverage at-speed BIST and loopback
  • Integrated on-die termination resistors and IO Pads/Bumps
  • Embedded Primary & Secondary ESD Protection


  • GDSII & layer map
  • Place-Route views (.LEF)
  • Liberty library (.lib)
  • Verilog behaviour model
  • Netlist & SDF timing
  • Layout guidelines, application notes
  • LVS/DRC verification reports


  • Physical coding sublayer (PCS) block with PIPEinterface
  • Supports PCIe 3.1, 2.1, 1.1 encoding, backchannel initialization
  • Spread-spectrum clocking (SRIS)
  • Supports PCIe power management features, including L1 substate; power gating and power island; DFE bypass option and voltage mode Tx with under drive supply options
  • Multi-channel PHY macro with single clock and control core for higher density