Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M PCI Express PCIe 2.0 Serdes PHY IP in 7NM

PCIe 2.0 Serdes PHY IP in 7NM

Description and Features

A comprehensive selection of PCIe 2.0 Base applications is offered by PCIe 2.0 transceiver IP. It complies with the requirements of PIPE 3.0. In order to enable PCIe 2.0 traffic at 5Gbps and be backward compatible with PCIe 1.0 data rate at 2.5Gbps, this IP includes high-speed mixed signal circuits. It is designed to consume less power and have a small die area. The needs for various channel conditions may be met by the PCIe 2.0 IP thanks to its support for both TX and RX equalisation methods.


  • Compatible with PCIe base Specification

  • Full compatible with PIPE4.2 interface specification

  • Independent channel power down control

  • Implemented Receiver equalization Adaptive-CTLE to compensate insertion loss

  • Support 16-bit/32bit parallel interface

  • Support for PCIe gen1(2.5Gbps) and PCIe gen2(5.0Gbps)

  • Support flexible reference clock frequency

  • Support 100MHz differential reference clock input or output (with SSC optionally) in PCIe Mode

  • Support Spread-Spectrum clock (SSC) generation and receiving from -5000ppm to 0ppm

  • Support programmable transmit amplitude and Deemphasis

  • Support TX detect RX function in PCIe Mode

  • Support Beacon signal generation and detection in

  • Production test support is optimized through high coverage at-speed BIST and loopback

  • Integrated on-die termination resistors and IO Pads/Bumps

  • Embedded Primary & Secondary ESD Protection

  • ESD: HBM/MM/CDM/Latch Up 2000V/200V/500V/100mA

  • Silicon Proven in TSMC 7NM


  • GDSII & layer map

  • Place-Route views (.LEF)

  • Liberty library (.lib)

  • Verilog behaviour model

  • Netlist & SDF timing

  • Layout guidelines, application notes

  • LVS/DRC verification reports