Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores


MIPI C/D-PHY Combo Rx IP in 12FFC

Description and Features

Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range of applications, users can configure this Combo PHY in either D-PHY or C-PHY mode. It also complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive PPA (Performance, Power, and Area) and standard compliances across a variety of foundry processes are found in D-PHY and C/D-PHY Combo. Numerous functionalities are offered by the ISO 26262 ASIL-B certified MIPI D-PHY for multimedia applications in automobiles.


  • Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
  • Support both MIPI DSI and CSI-2 protocols
  • Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)
  • Support LS data rate of 10Mbps and Ultra-low power mode
  • Support fast lane turnaround (FTA) and alternate low-power (ALP) mode
  • Support D-PHY mode with 1 clock lane & up to 4 data lanes
  • Support C-PHY mode up to 3 trios for TX and 4 trios for RX
  • Support TX-EQ and Rx-EQ function to compensate loss of a long channel
  • Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)
  • Support additional C-PHY RX mode with 2 sets of 2 trios
  • Provide D-PHY clock and data lane swap function
  • Provide C-PHY trios swap function
  • Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests
  • Silicon proven in TSMC 12FFC


  • GDSII & layer map
  • Place-Route views (.LEF)
  • Liberty library (.lib)
  • Verilog behaviour model
  • Netlist & SDF timing
  • Layout guidelines, application notes
  • LVS/DRC verification reports