Production Proven, Complex Semiconductor IP Cores

Semiconductor IP Cores

T2M USB USB 3.1 Gen1 SSIC Controller IP

USB 3.1 Gen1 SSIC Controller IP

Description and Features

The USB 3.1 SSIC controller is a highly configurable core and implements the USB 3.1 SSIC functionality that can be interfaced with third party M-PHY's. The SSIC Controller core is architected to seamlessly integrate with either in-house developed SS Host/Device Controller cores or with standard 3rd party SS Host/Device Controller cores. The SSIC Controller core is carefully partitioned to support standard power management schemes which include extensive clock gating and multiple power wells for aggressive power savings required for mobile and handheld applications. The controller when integrated with in-house Device/xHCI Host controller has a very simple application interface which can be easily adapted to standard on-chip-bus interfaces such as AXI, AHB, OCP as well as other standard off-chip interconnects making it easy to be integrated in a wide range of applications. The controller is simple, configurable and modular architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. This solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally.


  • Compliant with SSIC v1.01
  • Compliant with M-PHY Specification v2.0
  • Compliant with USB3.0 Pipe Specification.
  • Supports Type I M-PHY Port.
  • Supports 1/2/4 M-PHY Lanes.
  • Supports PWM-G1, HS-G1/G2/G3 Rate A/B series.
  • Implements PHY adaptor which bridges between RMMI and USB 3.0 Pipe.
  • Asynchronous clocking USB 3.0 Controller and RMMI Bridging Layer.
  • Configurable USB 3.0 PIPE Interface: 8, 16, 32 bit.
  • Configurable RMMI Interface width: 8, 16, 32-bit.
  • Supports Aggressive Low Power Management.
  • Can seamlessly integrate with 3rd Party USB 3.0 Host/Device Controller cores.
  • Can integrate with in-house USB 3.0 Host/Device Controller to expose flexible User Application Logic
  • Can be adapted by any SoC / OCB interface / offchip interconnects – such as AHB, AXI, PCIe
  • Configurable Data width: 32, 64, 128 bit.
  • Simple Register Interface for internal Register Access.
  • Support for various Hardware and Software Configurability regarding Core characteristics.
  • Boasts a design that's highly adaptable and can be configured to suit various needs and setups.

  • Utilizes a structured layered architecture, aiding in organized development and seamless scalability.

  • Operates with precision and efficiency thanks to its fully synchronous design.

  • Offers flexibility in system control with support for both synchronous and asynchronous resets.

  • Ensures clarity and efficiency in system timing with distinct clock domains.

  • Maximizes energy efficiency through extensive clock gating support.

  • Facilitates sophisticated power management strategies with support for multiple power wells.

  • Empowers users with software-driven control over critical features, enhancing customization and ease of use.

  • Scanners
  • Digital cameras
  • Removable media drives
  • Mass storage devices
  • Display and docking applications
  • Cloud computing
  • Automotive applications
  • Consumer applications
  • Adjustable RTL Code

  • HDL Test Bench with Behavioral Models

  • Test Case Library

  • Protocol Validation Tools, Bus Monitors, and Performance Trackers

  • Flexible Synthesis Framework

  • Design Handbook

  • Verification Guidebook

  • Synthesis Procedure Handbook

  • FPGA Validation Platform for Pre-Tape-out Testing

  • Firmware Reference Implementation and Documentation